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Metal-insulator-metal (MIM) capacitor structures, utilizing high-k materials having high dielectric constant and low dissipation factor, as charge storage and noise reduction media for adequate storage capacitance with reduced feature size (equivalent scaling) have attracted the interest of researchers due to their potential applications in dynamic random access memory (DRAM), radio-frequency (RF) and mixed signal capacitors. 1 The oxides and nitrides of silicon possess good voltage linearity and low temperature coefficients. However, due to their low dielectric constants, capacitance density achieved will be normally low. 2 Capacitance densities could be raised by reducing the dielectric thickness, which also achieves better device miniaturization and reduces overall device cost. However, this will create the problem of poor voltage linearity and large leakage current. Several high-k materials 3, 4, 5 have been studied for MIM capacitor applications, but it has been challenging to satisfy all performance requirements 6 with a single dielectric material. Great efforts have been going on to design/engineer MIM capacitor architectures with improved voltage linearity, low leakage current and high electric field strength using appropriate combination of materials with higher (lower) permittivity and lower (higher) bandgap. 7 SrTiO 3 (STO) has been the most studied perovskite dielectric, offering high dielectric constant >100 (ultra high-k) even in the form of ultra-thin layers. 8 Along with a low bandgap of 3.2 eV, it has a paraelectric phase above 105 K. 9, 10 However, crystalline layers of STO suffer from high leakage current densities originating from the grain boundary channel as well as a decreased metal/insulator barrier height due to its inherent low bandgap. These problems can be solved by using an STO layer in its amorphous phase and by stacking it with large-bandgap materials (e. g., Al 2 O 3 , SiO 2 , MgO etc.) in multi-dielectric structures.
11
Al 2 O 3 exhibits a large bandgap of 8.7 eV with a low dielectric constant of ~9 and possesses high electric field strength and low oxygen diffusivity, along with good thermal stability. 12 SrSi 0.03 Ti 0.97 O 3 (SSTO) developed in our laboratory has a lower bandgap of 3.3 eV with higher dielectric constant of ~300 in polycrystalline ceramic form. 13 Thus a multi-dielectric SSTO/Al 2 O 3 /SSTO (SAS) stack formed by incorporating an ultra-thin barrier layer of Al 2 O 3 between SSTO thin layers can improve the leakage characteristics and enhance the breakdown voltages by trapping the charge carrier flow at the dielectric interfaces without pronounced effective permittivity reduction and can be a good candidate for MIM capacitor applications. Also the silicon doping in STO may improve its voltage linearity. This is due to the fact that the SSTO solid solution matrix will have an effective/compensating polarization which is the resultant of negative curvature capacitance-voltage (C-V) in SiO 2 (with -α, voltage coefficient of capacitance, originating from orientation polarization) and positive curvature C-V in STO (with +α originating from electrode/ionic polarization, carrier injection, or electrostriction). 14, 15, 3 A similar compensating feature is expected in the case of temperature coefficient of capacitance (TCC), since STO possesses a positive value 16 whereas SiO 2 has a negative value. 17 In this work SAS dielectric stacks of different thicknesses with a monolayer of Al 2 O 3 sandwiched between SSTO layers were investigated to achieve better performing MIM In all the capacitors the capacitance density was found to vary in a fairly linear manner with respect to temperature (Class 1). 19 The temperature coefficient of capacitance T  , a figure of merit of the dielectric capacitor devices, is formulated as: Another contributing influence might be the effect of fewer charge traps at the interface; these cannot follow the signal at higher frequencies.
An important parameter of a MIM capacitor for RF and AMS applications is its capacitance
voltage linearity -the dependence of capacitance C on the dc bias V. 3 The voltage linearity of MIM capacitors is modeled with a second-order polynomial equation,
where V is applied bias voltage; v C , the capacitance at a particular voltage; 0 C , the zero-bias capacitance;  and  , the quadratic and linear voltage coefficients, expressed in units of parts per million (ppm)/V 2 and ppm/V, respectively; and 0 / C C  is the normalized capacitance.  , also known as voltage coefficient of capacitance (VCC), represents the stability of the capacitor and is a more relevant parameter to be minimized. Its value should be within 100-1000 ppm/V 2 for RF and AMS device applications. 21 A positive value of α indicates the rise in capacitance density with applied voltage, which may be ascribed to the high degree of electric field polarization. 1, 22, 23 The capacitance values were measured with voltage sweep from -5 V to +5 V at temperatures 200 K, 300 K, and 400 K and at the frequencies of 10 kHz, 100 kHz and 1 MHz. Figure 2 shows the variation in VCC with CET at an ac signal frequency of 100 kHz for three different temperatures measured at zero bias voltage. The normalized capacitance vs electric field (± 1.5 MV/cm) plots recorded at different temperatures for CET value 1.4 nm are shown in the inset (a) of Fig. 2 (as an example) . The nearly symmetric curves at 200 and 300 K may have originated from dielectric bulk properties like ion polarization or electrostriction, 24 whereas the appearance of asymmetry in the curve at 400 K can be attributed to the dominant electrode polarization. 25 The maximum VCC value obtained was ~363 ppm/V Table S1 . In all the dielectric stacks  was found to be less sensitive with respect to temperature and did not follow the usual direct proportionality with temperature.
The obtained higher (lower) VCC at lower (higher) CET value indicates that the capacitance of the insulator stack has a moderate voltage dependence upon dielectric thickness, 26 which is clear from Fig. 2 and Table S1. The result in Fig. 2 (b) and Table S1 shows that VCC rises with frequency decrease, showing a dispersive behavior which might be due to bulk-dielectric traps near the SSTO/Pt interface. With increasing frequency, the trapped-charged-induced dipoles and the excess mobile charges can hardly follow the ac signal, due to their longer relaxation times; this results in decreased carrier mobility and hence smaller VCC.
23,2,27
The bias-polarity-8 independent normalized capacitance plots (inset (a) of Fig. 2 ) indicate similar time constants for the traps at both the dielectric/electrode interfaces.
At any given frequency we observed an increase in VCC with reduction in thickness (Table   S1 ). This can be explained by the direct proportionality between relaxation cut-off frequency and conductivity. 28 Extrinsic effects can originate from space-charge relaxation mechanisms such as electrode polarization, 3, 29 implying that thinner films should have higher conductivity, causing higher leakage current. This is true in our study, as shown in the inset (b) of Fig. 4 . Equation (2) involves the relationship ∝ 2  t , between  and t . 30 Plotting the room-temperature quadratic voltage coefficient as a function of CET (as shown in Fig. S4 ), a good agreement with this inverse square relation was obtained for 100 kHz data, with an estimated exponent equal to 2.15.
This exponent x was obtained as 1.98 and 1.91 at 200 K and 400 K, respectively, at the same ac signal frequency of 100 kHz (Fig. S4) . The strong thickness dependence of shown in Table S1 is in accord with the higher value of x obtained for these stacks. Koop's phenomenological theory. 32 The variation in dielectric constant with thickness at different temperatures is shown in the Fig. 3 (b) . For all film thicknesses the dielectric constant was found to be decreasing with decrease in temperature. demonstrates the leakage current increase with thickness reduction of the dielectric stack recorded at room temperature and at 1 V. The average breakdown field ( BD E ) obtained for the stacks was ~2 MV/cm, which gives a very high equivalent breakdown field [
] of ~68 MV/cm by considering the permittivity ( k ) of the dielectric stack as 133. In these multi-dielectric stacks the breakdown electric field strength achieved is rather high, partially due to one dimension being at nanoscale, which allows a better heat dissipation and decreases the probability of finding critical defect concentrations.
In summary, MIM capacitors with a multi-dielectric architecture comprised of ALD-PLD 
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